ࡱ>  Root Entry `)@0DocInfoW PrvTextScripts`` !* debugging %D 0X ¤\ $ĬX $X| `t UXՌ )XՔ 0 D ݴ\.> <\֩Ƅ|><Embedded System / FPGA / ASIC > <\֩ƥD><Cadence XCELIUM / Cadence Verisium / Visual Studio Code> <>< ><> <1|(><10:00~17:00><1. Overview of semiconductor development 2. Basic concepts of hardware descriptive language(HDL) 3. Module 4. Design Under Test(DUT) & Testbench 5. Cadence XCELIUM & Verisium (1)> <2|(><10:00~17:00><Cadence XCELIUM & Verisium (2) Verilog Modeling (1): Gate Level Modeling Verilog Modeling (2): Data Flow Modeli>GIF89aɻxxxkkk]]]PPPCCC555((( d`LH00`Hذ̘`H0|pdXL@`0H `H0`dHL`H0xp`XH@0d LȰ``HH00dLؘȀ`H0xp`XH@d0L `H0d`LH`H0|pdXL@0`$H`dHL00`HذȘdL0xp`XH@0` HdH0ȳ``HHdL0xp`XH@`0H Ը̰ĠऀؘpȈXxHp@h@d8`8X0xT0pH dxddxd`d`p`|``x`p``x`!, H*\ȰÇ#JHŋ3jȱǏ CIɓ(S\ɲ˗0cʜI͛8 ɳϟJѣH*]ʴӧPիX@fU`tVE6ںtK܂n7!Xb"zvܷe8.Ƀ![ެycCS3߃;&zԬґ--Wv^vCw>8emm[aj q{Chz'BG頖 JҧjHxMY)*8i+Z**2)+vJ(kH,E l~)쭚xGRYG.JꙆF%ׂɩBo&kk>갎 ˦f7;rTn'M#þ̰Xl~-rj^mv@!C'%0 hx1z'%L)r9Zv61V-"L,sbRP\_ 8`jro'8>;v/=bZWfЛ-<:{4]==Զ9.mY9ܫ2O7r_y|sS+>o鈻-Ik~xӋ~g/b&Yryyc^ %Pm]+,c~Q &uXr f^Upg~뀼 [0p^}Ǭ~}:T/E-˄p(.`NbD51ZXxEin,*fhʷF2N m{7f9sq[xG~#|;nD3dJ̘F:s"UȵMrk\%9Vkjb߳5&V}/3i oM$A8Zk]ju/S"8?e(wy :l.]Ӕ *BAMFxU6O# Dh5v@VLWUv!sU /b%Zծ&ǍU*]3z/j=z|kGYzW>Տw,Ǖ},l*ڦ˩-e5/hW˺ajXU}nw+= h8E ghK8vUEGX2x+%IkT9Iխ5 ^+_>1ueY;F[HT횔}q{@J7 i;ǣI}R [˥y,Kۜ Z7ӵplWa-LY-•i<)%xDF0MMJѲm TIVeasg.1cEK W['5)ł.Ny9K9x%[α|kT!i +g@3ǘSG:;/.N--BH~),8{!u`ݫG =YR_]5 wsx&&M:4.0˔uGT3YY-0Rca[JBm-o5BԮΠh&kQ 6أ닅(dƻ 4`;JGQea'N[ϸ7{ ȀGN(OW0gN8Ϲw@ЇNHOҗ;PԧN[XϺַ{`NhOpNxϻ= ;OO;񐏼'O[ϼ7`a``a`0x  t  $82023D 11 26| |ǔ| $ 10:01:28hcpark2,9, 0, 0, 562 WIN32LEWindows_Unknown_Version@ҡ@ @ҡ@7E @WnQ=rHDQOJ [H`ELRP@3R$, RDS %EPs}xzϜ9wmg2I?OCKR/ѕ'D [jwGN3Q&םσ[x&ApM\߫˅rRT3&C,$m>~^W*LhL"DSX ~y~{oUm/3mwx^G;`,8nֺ5V{_ v@O BBBBB$_yݒj"rb:EcQ&iޡO'cfbD&|t,GA$uNq)1m`-9Qb[H"EMAGGq5snt[[\kyE~yP.5 t:(l?-[(6lb m}'[ĽUMcb uOE,CB`uk72餽-Oof>ǖgRcdN4wA/WkQfᳵ*YAM&ުxzVRDz(҃sh?=P'&vz-~3ͼ7ٔe-SΣVA8OT%?]5c*Q+BJ~#RU0a8:[7+~n8=qwtZK7o oʚjMYe3,Xg!9YdÓfَw&cCE.еFp5m8 k -HW;k"?7_;4'=5+QBic.ywKiqj"V"ct8[3rxo\L ݘAz=d3)sBs:LTP2WKi֨h25+LkHivNC6tOvOOq>ucd/F6̥HQnkUmÌ ڳ vOu}n)=^d/E 3i3cwz o{f1iL%$%`VipeEHJ!X+/9~^_`Sh`HBؼ#)Ž(#]$CQvHHC؂[B1aJRw[T`,-koJ߳x&5g,F2U*m'q\cI `rq4g) +)ky}c~ap-ӌ@?JiǺ/ "֗-&D3Ki EzU>np&_9#臙9HET| m[lTUսtL]  7 &bBB!U0F} D1PpmLH*J5DGZ3D.U+W4pKVf}`@:+؃ZKXΆKXרw U unԣ^B1x ~jx %~K(;G ^kK(;G%E~:x U"~R/k$,<q0?g(=0V۲==Wff7=s]j̈Nw*ifR`f~/,HO37K+k;т> lrĊlVe-$G\GP H$a%ȫ.SQ9&]rBz䔜_\krC&%#/h;q<-rKRwƍ;ܝ.)7( 8\;g|I{]۞'m;]g̖̓\ ɗB:pvW vI7^p/o@< >HnIuI5T{/LzBG;*\(/t ;*X-R,qTRKbs(AX")EŎ EeQK8);e.9*BpQ4H:j+~߹RU{)At]NgZb:|J!tF̨FMQ*2jfeFdeT}FEWېQ4@{VgT|MF%a-P<,uP:ΦJl`ldo{C5F͛y-t24tdFn>G#XK4?jq!:W>uԱWQJhYŝOmyY:4?K(gkIukIlI)jZgtҴ{}`FG4:NHWP Document File-<FcF1zQQFNM}"njꦛ4u.!==F^ЇQ۠Ig>6z q L荴gF7AYΥCGh"_OIJQ˗FWFwRF85}mt/7˩Rn ~w@4@=A6yo(u@DO 6C,H,#GB!k0~ 6*7=M*Z:ҙ#?*?ӿT@Y~X+mj3'm[v|:j)%C$Mϼ5#cd߈epts of hardware descriptive language(HDL) 3. Module 4. Design Under Test(DUT) & Testbench 5. Cadence XCELIUM & Verisium (1)> <2|(><10:00~17:00><Cadence XCELIUM & Verisium (2) Verilog Modeling (1): Gate Level Modeling Verilog Modeling (2): Data Flow Modeli>_hElKi>j[kiil#$5ZB iJ)\hOH)XUPN˓Di i"}ȃ}sጧ;6{L/X?$t N:q3)fp3Yfh~aý7,j y[0 VqA|눝Sn)MB߻^ 彞mt4R]0M5XM%d@89llOw`mz~Ozs ="PܶPf氭:"@\Ҙs1몇*+>wXl8aUT3gBMHSwtKD4uGmG,tI?@hM G߆Z^Z5MUÃeUbbWŕ_E&6\G:2nƭ?Z|EDoq܏.\8w| weaՕx~2d,dJM=eş 7(\= 3sCSI׏՝bvҧt#_P(3QDԒ.LlC]wО8sg?ZKڳOE;@.u}̜OF!g-:(g#ss3oWOSWroi] Tg#Ř`@4L`[`KemM%{Z21qp{p4|?0{No{퐇9~=|>{u p! \{!,1?]f$9W__yNX tݡ_a6CNkMꇞ> ^UG2Xb@M F7 -케Kwgk^^pO #0 c0 =^ _E:WVc(~vC@uqd4px`%7. <-DYIl<{ {y!$ÙViHp<Ke8 @t / zC0~ɎR28&p}Ƅ67?{>iq#(-rG?.'K.!WY /gץW2sM{@ݧ5r|Jeװ)Fvx:oLB|rPH.:bR L4*@*ha#'9??,9|zpBzDc܍(jUՏBݫPvxozP+@ UZ^ҏv{KS,Ps2l4+ dܞ>xԚ8QAb,[bak%|4PDQv!cdT!ˌYI#)M)$`-PG@.RN: ȲC`׸3AĜ|PrF.bD!`DŽz ~( G p(TՊC*Fq0nR~T > ѫ#=Yugh.S\̊MZQɊN?ޱZyb)s#+"D&1Yphp mM_d[iy:j=Ps \!9,Iu+vw[ou_Guh>Ƶ3ˤ?@ABCDEFGHIJKLMNPQRSTUVXYZ[\]^_`abcdefghijklmnopqrstuvwxyz|}~Root Entry `)@0DocInfoW PrvTextScripts``'%(&*+,-./01235:67894;<=>?@A !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNPQRSTUVXYZ[\]^_`abcdefghijklmnopqrstuvwxyz|}~Section0 JScriptVersion DefaultJScriptBodyText m HwpSummaryInformation.OPrvImage DocOptions ``_LinkDoc FileHeader{<P!><>< Cadence$ XCELIUM / Verisium 0 Verilog HDL(Basic)> < ><Cadence$ XCELIUM / Verisium 0 Verilog HDL(Basic)><P!Lj8><> <P!|>< 3 days><><><><> < >< x 췤Dt()><><YՀ 2 - 3> <P!ǩ\><Verilog HDL \ 0 syntaxݴ modeling 0 \ tt - Cadence XCELIUM  VerisiumD \ simulation  debugging % 0 - HDL $Ĭ µD \ digital logic circuitX \> <P!Ǵ><DT $ĬX 0 ijlx VerilogHDLX 8  \֩D t digital circuitD \XՔ %D 0\. Logic Simulator\ CadenceX XCELIUM@ (8 debuggerx VerisiumD \֩X 0x simulation